

Attorney Docket No. 8332-327/NS-2023C3

PATENT APPLICATION

DATA COMMUNICATION NETWORK WITH TRANSFER PORT, CASCADE PORT AND/OR FRAME SYNCHRONIZING SIGNAL

Inventors:

Geetha Rangan

1642 Meadowlark Lane Sunnyvale, CA 94087 Citizen of India

Debra J. Worsley

3480 Holleyberry Trails

Vista, CA 92084

Citizen of the United States

Richard Thaik

1566 Cleo Springs Drive

San Jose, CA 95131

Citizen of the United States

Brian C. Edem

1058 Happy Valley Ave.

San Jose, CA 95129

Citizen of the United States

Assignee:

National Semiconductor Corporation

2900 Semiconductor Drive Santa Clara, CA 95052-8090

TOWNSEND and TOWNSEND KHOURIE and CREW Steuart Street Tower, 20th Floor One Market Plaza
San Francisco, California 94105 (415) 543-9600





PATENT

DATA COMMUNICATION NETWORK WITH TRANSFER PORT, CASCADE PORT AND/OR FRAME SYNCHRONIZING SIGNAL

in 5/6/9 B

10

15

20

25

30

35

This is a continuation-in-part of Serial No. abandoned, 07/969,916, filed November 2, 1992, for "Network Data Communication With Isochronous Capability", incorporated herein by reference.

The present invention relates to communication between stations or between two high bandwidth buses in a data communication system, such as a local area network or wide area network, and in particular to a network for transferring isochronous data with a transfer port, a hub cascade port and/or a frame synchronizing signal.

BACKGROUND OF THE INVENTION

In general terms, isochronous data is data which is non-packetized and of indeterminate, potentially continuous duration. Increasing availability of multi-media computers and work stations has contributed to an increase in interest in the transfer of data from isochronous data sources and sinks. An isochronous data source is a device which outputs data in a continuous stream, usually at a substantially constant average data rate. Examples include video cameras, which output a substantially continuous stream of data representing images and associated sounds, and telephone output, which can be a substantially continuous output of voice data (either analog or digitized). An example of an isochronous data sink is a video monitor which can receive a substantially continuous stream of video data for display.

Related to isochronous sources and sinks is the concept of data transfer which can also be either isochronous or non-isochronous. One type of non-isochronous data transfer is a packet-type transfer. As shown in Fig. 1A, data can be transferred in a plurality of packets 12a, 12b which can be either constant-sized or variable-sized. Each packet includes



a field of data 14a, 14b which may be preceded and/or followed by non-data information such as preamble information 16a, 16b housekeeping information such as data source information, data destination information, and the like 18a, 18b and a frame end marker 20a. As seen in Fig. 1A, because the fields provided for data 14a, 14b are not substantially continuous, the packetized scheme of Fig. 1A is not isochronous but "bursty" in nature. An example of packetized data transfer is the commonly-used ethernet system. Standard ethernet systems are described in IEEE Standard 802.3. One implementation of which, known as 10 Base T, is described in the draft nine supplement to IEEE standard 802.3, dated November 15, 1989.

5

10

15

20

25

30

35

Another type of non-isochronous data transfer is a token ring system. In a token ring system, a node is permitted to transmit data only after receipt of an electronic "token." As depicted in Fig. 1B, a first station may transmit a token 22a which is received 24a by a second station whereupon the second station may begin transmission of data 26a. After a period of data transmission, the second station transmits the token 22b which is received by a third station 24b that can then begin its own transmission of data 26b. As seen in Fig. 1B, because data transmission is synchronized with the occurrence of an event (the arrival of a token), the token ring system is not an isochronous data transfer system. commonly used token ring network is described in IEEE standard 802.5.

In contrast, Fig. 1C schematically depicts isochronous data transfer. In isochronous data transfer, the data transfer or connection is initiated, such as by initiating a telephone conversation or beginning a video camera transmission 30. After the connection is initiated, transmission of the data, possibly accompanied by transmission of housekeeping information (such as destinations, audio or video timing, and the like) is provided substantially continuously for an indeterminate period, such as until termination of the connection 32. Although it may be that not every bit transferred represents a data bit (since

"housekeeping" bits may also be transferred), the transfer of data is substantially continuous in the sense that there are no substantial periods during which no data bits are transferred. It is possible that the data being transferred is "Null" data such as silence during a telephone conversation or transfer of a blank video image. One type of isochronous data transfer is the Fiber Distributed Data Interface-II (FDDI-II) as described, for example, in <u>FDDI-II Hybrid Multiplexer</u>, Revision 2.4, dated March 25, 1991.

Previous attempts to accommodate isochronous data on a data network have resulted in characteristics which are disadvantageous for at least some applications. In some previous isochronous devices, the bandwidth available for accommodating a given isochronous source or sink was at least partially dependent on the demand on the network (i.e. on the total amount of data from and to sources and sinks transmitting and receiving on the network). In this type of system, performance of an isochronous source or sink could perceptibly degrade as additional sources or sinks were added to the network, such as by increasing data transfer delay. devices have not been configured to require an interface between isochronous data storage or switching device internal data buffers and an isochronous physical layer. Accordingly, it would be advantageous to provide an isochronous communication system which encapsulates the datapath between isochronous data storage or switching device internal data buffers and the isochronous physical layer. Previous devices typically used a backbone network in order to connect one hub It would be advantageous to provide for one to another. isochronous-based hub to be cascaded to another in a system without using a backbone network. It would also be advantageous to provide a synchronization signal for synchronizing transmissions between isochronous data storage or switching device internal data buffers and the isochronous physical layer.



10

15

20

25

30

SUMMARY OF THE INVENTION

The present invention provides for communication of data to and from isochronous data sources and sinks. Of the total bandwidth used for communication over the network links or physical media, at least a portion of the total bandwidth is dedicated to isochronous traffic. Preferably, a portion of bandwidth on the link is also dedicated to convey data to and from non-isochronous sources and sinks, as well as to permit conveying housekeeping information (such as information relating to data sources and destinations and status and control maintenance information).

10

15

20

25

30

35

In one embodiment, data from an isochronous data source is time-division multiplexed with the data output from a non-isochronous source such as the data output from the media access controller from a previously available non-isochronous These two data streams are preferably also network node. multiplexed with maintenance data (sometimes referred to as "M channel") and signaling data (sometimes referred to as "D channel" data). The various types of data are time-divisionmultiplexed in a repeating frame structure or template. template is constructed to satisfy the data rate requirements of the various data sources and sinks. The data streams are encoded for transmission using an efficient coding scheme which permits non-isochronous data to be transmitted at a rate not substantially smaller than, and preferably substantially equal to the data rate at which the non-isochronous data was transmitted according to previously available network systems.

Preferably, the present system is implemented as a star-topology network with data sources transmitting to a central hub which, in turn, transmits the data to data sinks. Although, for convenience, much of the following discussion is in terms of hubs and nodes, aspects of the present invention can be implemented in topologies other than hub-and-node topologies (e.g., ring topologies, and tree topologies), as will be apparent to those of skill in the art. Descriptions of hub circuitry in the following can be implemented, e.g., on a PBX adapter card for a personal computer. Several star-

topology systems can be connected by providing inter-connection of the hubs, for example, in a ring structure (Fig. 3A). The system could also be arranged in a tree structure where one hub 44d is connected to others (44c, 44f) as depicted, e.g., in Fig. 3B. The multiplexed data from the node which arrives at the hub is de-multiplexed to separate the isochronous-source data, the non-isochronous-source data and the D channel and M channel information. The non-isochronous-source data can be provided to hub circuitry specialized for handling the non-isochronous data stream.

10

15

20

25

30

35

The separated isochronous data is conveyed to hub circuitry specialized in handling the data stream, where it can be transmitted to the destinations within the network. embodiment, the separated isochronous data is placed on a high bandwidth hub bus, with bandwidth capable of transmitting the collective isochronous data streams arriving from all nodes connected to the hub. The data arriving from the nodes can be placed onto the high bandwidth bus (e.g., a time slot interchange or "TSI" ring) by a time slot exchanging function. One type of time slot interchange is described in FDDI-II Hybrid Multiplexer, Revision 2.4, dated March 25, 1991. Preferably, the isochronous data is placed onto the high bandwidth bus and retrieved from the high bandwidth bus (for transmission back to the destinations) according to switching tables programmed in accordance with source/destination data transmitted over the signalling D channel. In this way, the hub has sufficient intelligence to establish and maintain isochronous communication sessions or connections which may be requested on the D channel.

The hub contains multiplexers for combining both isochronous-sourced data such as that retrieved from the isochronous circuitry and non-isochronous-sourced data e.g. from ethernet hub repeater circuitry. These data sources, along with M channel and D channel information, are multiplexed in a fashion similar to the multiplexing which occurred at the nodes and the multiplexed data is transmitted back to the nodes, preferably over a separate set of one-way twisted pair

media. The nodes contain demultiplexers, similar to those found in the hub, for separating the isochronous-sourced data, non-isochronous-sourced data, D channel and M channel information streams. The separated non-isochronous data is preferably converted to a form compatible with previously available media access controllers, such as the media access controllers which sourced the non-isochronous data. The isochronous data may be provided to isochronous data sinks connected to the node.

10

15

20

25

30

35

A transfer port is provided to encapsulate the datapath between the isochronous data exchanging circuit internal data buffers and the isochronous physical layer. transfer port contains buffering, parallel to serial, serial to parallel conversion (based on direction) and timing control. The transfer port maps the data frame to the internal data buffers, operating at a different clock rate, by doing all the required adjustments. It receives port data serially, groups and writes the data into the internal data buffers so that they can be switched into the ring, e.g. as a ten-bit word. embodiment, the 10-bit word includes 8 data bits, one parity bit and one received bit. In another embodiment, the control bit is not provided and 9-bit words are used or the control bit is reserved. While performing data loading in one word per clock cycle, a ten-bit bus can be used by 16 ports, rather than requiring a 160-bit bus.

Preferably, each hub is provided with one or more cascade ports. A cascade port allows the networking of two isochronous hubs without using a backbone network. The cascade hub is provided a first in, first out (FIFO) buffer which is deep enough to hold up to a whole frame of data and is provided in the datapath on the transmit side of the cascade hub. The cascade port capability can be provided by circuitry in the physical layer portion, as well as in the hub generally.

The specialized isochronous circuitry receives a TSI start delimiter signal from a TSI ring and, in response, generates a frame synchronization signal to the physical layer. The frame synchronization signal is used for synchronizing the data transmission between the internal data buffers and the

physical layer. The frame synchronization signal is generated in a time window a specified number of clock cycles after the frame start delimiter. An adjustable delay is used to maintain the synchronization signal in the time window. The described system can also be used to handle communication between two high bandwidth buses.

5

10

15

20

25

30

35

BRIEF DESCRIPTION OF THE DRAWINGS

Figs. 1Å, 1B and 1C of the timing of a packet transmission system, a token ring transmission system, and an isochronous transmission system respectively.

Fig. 2 is a schematic block diagram showing three nodes connecting to a hub according to one embodiment of the present invention;

Fig. 3A is a schematic block diagram showing a number of hubs connected together using a ring structure;

Fig. 3B is a block diagram showing a number of hubs connected together using a tree structure;

Fig. 4 is a schematic block diagram of circuitry for multiplexing and preparing data for transmission over the media and for receiving information from the media and demultiplexing the data;

Fig. 5 is a schematic block diagram of receiver circuitry according to an embodiment of the present invention;

Fig. 6 is a block diagram depicting the packet receive interface, according to an embodiment of the present invention;

Fig. 7 is a schematic block diagram of a signaling processor in the hub and its connection to hub circuitry for receiving and buffering data for placement on a high bandwidth bus and connections to nodes;

Fig. 8 is a schematic block diagram of a packet transmit interface according to an embodiment of the present invention;

Fig. 9 is a schematic block diagram of a transmitter circuitry;

Fig. 10 is a timing diagram showing the relative timing of transmissions and receptions at the hub and nodes; Fig. 11 is a schematic block diagram showing node receivers and transmitters coupled by a delay circuit;

Fig. $12^{\mathcal{Y}}$ is a block diagram of a transfer port according to one embodiment of the present invention;

Fig. 13 $^{\emptyset}$ is a block diagram of the receive pathway

according to one embodiment of the present invention;

5

10

15

20

25

30

35

Fig. 14 is a block diagram of a transmit pathway

according to one embodiment of the present invention;

Fig. 15A is a timing diagram of a transmit word and a receive word according to one embodiment of the present invention;

Fig. $15\hat{B}$ is a block diagram of a ring frame and physical layer portion frame;

Fig. 16 is a block diagram of a signalling processor in the hub and its connection to hub circuitry for receiving and transmitting data;

Fig. 17 is a schematic diagram depicting the synchronization between receive and transmit words;

Fig. 18 is a block diagram depicting control data and status data bit positions:

Fig. 19Å and 19B are timing diagrams depicting symbol deletion and symbol addition configurations;

Fig. 20 is a timing diagram depicting the IFR frame generation window;

Fig. 21 is a block diagram depicting cascaded hubs;

Fig. 22 is a block diagram of an isochronous switching device and an attached physical layer portion frame with a TSI ring a and a TSI ring b, according to an embodiment of the present invention;

Fig. 23A is a block diagram showing the interface between a TSI ring and an isochronous physical layer according to an embodiment of the present invention;

Fig. 23B is a block diagram depicting circuitry for connection of a TSI ring a to TSI ring b;

Fig. 24A is a schematic diagram of a received switch table according to an embodiment of the present invention;

Fig. 24B is a diagram of a transmit switch table according to an embodiment of the present invention;

Fig. 25A/is schematic depiction of received switch table according to an embodiment of the present invention;

Fig 25B is a schematic depiction of a transmit switch table according to an embodiment of the present invention; and Fig. 26 is a block diagram showing the configuration

of a physical layer portion according to an embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Before describing the details of the transfer port, cascade port and frame synchronization, a discussion of the general configuration of an isochronous-capable network will be provided.

A data communication system for isochronous data can be configured in a star-topology with a plurality of nodes 42a, 42b, 42c, each coupled to a hub 44a by data links comprising physical data transmission media such as one-way twisted pair wires 46a-46f. The number of nodes can be adjusted depending on the data transmission needs and objectives of the system. In one embodiment, each hub is configured to accommodate connection with up to 16 nodes. Each node 42a, 42b, 42c includes circuitry 50a, 50b, 50c for receiving data, converting it to a form suitable for transmission onto the physical media 46a, 46c, 46e using transmitters 78a, 78b, 78c and receipt of signals from the physical media 46b, 46d, 46f using receivers 79a, 79b, 79c and conversion to a form suitable for use by the data sinks. Each of the nodes 42a, 42b, 42c includes data sources and sinks 48a-48q. The data sources and sinks can be isochronous sources and sinks such as video cameras 48a, 48d and monitors 48b, 48e, non-isochronous sources and sinks such as an ethernet media access controller 48c, 48g, and signaling or D channel sources and sinks such as an emulated or virtual



5

10

15

20

25

30

key pad 48f provided, for example, on a personal computer (PC) terminal.

5

10

15

20

25

30

35

Each of the nodes 42a, 42b, 42c can include various types of sources and sinks such as strictly isochronous sources and sinks, such as depicted for node one 42a, strictly nonisochronous sources/sinks as depicted for node three 42c or both isochronous and non-isochronous sources and sinks as depicted for node two 42b. In one embodiment the network is able to operate properly even when connected to one or more nodes which are incapable of communicating using the timedivision-multiplexed frame structure described below. example, the hub 44a could be connected to one or more nodes which contain only previously-available circuitry such as 10 In this embodiment, the hub is able to detect whether a particular node is capable of time-division-multiplexed frame structure communication as described below. If the node does not have this capability, the hub will fall back to, e.g., a 10 Base T compliant communication mode.

In general terms, and in general accord with the International Standards Organization (ISO) network reference mode, the physical layer of the network is the circuitry between the media access controllers and the media (in the nodes) and between the repeater circuitry (if any) and the media (in any hubs). The physical layer 52 of the network system depicted in Fig. 2 has portions which include the physical media 46a-46f and physical layer devices such as the node data receivers and converters 50a, 50b, 50c, and the hub components 54a, 54b, and 54c. The physical layer can include devices for providing, e.g., transceivers for 10 Base T cables, data multiplexing, phase locked loop circuitry, FIFOs or other circuitry for cable length adjustment, smoothing, squelch and the like.

The hub 44a includes circuitry 54a, 54b, 54c for receiving data from the physical media 46a, 46c, 46e separating the isochronous-sourced data from the non-isochronous-sourced data and the D channel and M channel data and converting separated data into a form suitable for handling by downstream

hub circuitry 56. In the depicted embodiment the separated isochronous-sourced data is provided to a time slot interchange controller 58 for placing the data on a high-bandwidth bus so that it can be transported to destination nodes, e.g., on other TSI controllers in the same hub or in other hubs (as depicted in Figs. 3A and 3B) or locally looped back to one of its attached nodes and retrieved by hub circuitry 54a, 54b, 54c for transmission to one or more of the various destination nodes 42a, 42b, 42c. The separated non-isochronous data is provided to circuitry 60 configured to convey the non-isochronous data to one or more of the hub circuitry 54a, 54b, 54c for transmission to destination nodes 42a, 42b, 42c. embodiment in which non-isochronous-sourced data includes ethernet data, the hub circuitry 60 can be a standard ethernet repeater processor. The D channel and M channel information is provided to a signaling processor 62 which performs various maintenance and control functions such as identifying and alerting users of error conditions, and setting up requested connections, i.e. source/destination paths e.g. by communicating with the isochronous and non-isochronous controllers 58, 60, e.g. over datapath 64. The isochronous controller 58 can be a data exchanger, e.g., an isochronous switching device, such as that described in commonly-assigned abandoned)

(attorney docket no. application serial number 08/146,337 8332-331) titled "Time Slot Exchanger Mechanism in a Network for Data Communication having Isochronous Capability," filed on even date herewith and incorporated herein by reference. non-isochronous controller 60 can be, e.g., an Ethernet repeater.

A number of star-topology systems can be interconnected e.g., by connecting hubs 44a, 44b, 44c to one another in a ring structure as depicted in Fig. 3A wherein each of these hubs 44a, 44b, 44e have nodes attached in a star topology or by connecting hubs in a tree structure as depicted in Fig. 3B wherein 44d has 44c and 44f connected to it in the star topology. In the configuration depicted in Fig. 3A, the hubs 44a, 44b and 44c are connected in a ring-topology with

X

5

10

15

20

25

30

first hub 44a sending data to the second hub 44b, the second hub 44b sending data to the third hub 44c, the third hub sending data back to the first hub 44a via a ring latency adjustment and cycle generator circuitry. Preferably the data is sent in the same form as output onto the high bandwidth hub bus by the time slot interchange controller 58 and thus the inter-hub connections are referred to as a Time Slot Interchange (TSI) ring. In one embodiment, an FDDI-II system can be used as a backbone to carry the TSI ring data to other hubs as illustrated by 58f in Fig. 3A.

A description of the operation and sub-components of the depicted embodiment of the present invention (Fig. 2) will be provided by describing the transfer of data from isochronous source 48d and non-isochronous source 48c to isochronous sink 48b and non-isochronous sink 48g.

Data sent from isochronous device 48d is a continuous stream of digitized data from e.g. a video camera. example, the data from isochronous device 48d will be taken as having a data rate equal to the American "T1" standard of Data output from the ethernet MAC 48c is provided at the standard 10 Base T ethernet rate of 10Mb/sec. D channel information is provided from a D channel data stream source, preferably contained in a MAC or other circuitry in the system, or, for example, from the virtual key pad 48f at a variable data rate, such as a rate not exceeding about 64Kbps. incoming data streams are provided over lines 66a, 66b, 66c to node circuitry 50b' (Fig. 4), which is a portion of the device 50b depicted in Fig. 2. The incoming data from the various sources is provided to a multiplexer 70 which performs timedivision multiplexing on a four-bit basis. The pattern for the time-division multiplexing is a repeating series of frames or In this embodiment of the invention, the frames are templates. repeated every 125 microseconds.

Table IA depicts the manner in which the various data streams, and additional data and control bytes are time-division multiplexed. Each symbol in Tables IA and IB represent four bits of data so that every group of two symbols



10

15

20

25

30

represents one 8-bit byte of data. In Table IA, E represents four bits of data from the non-isochronous ethernet stream 66a, B designates four bits of data from the isochronous stream 66b, D represents four bits of data from the signaling or D channel stream 66c, and M represents four bits of M channel data 66d which preferably is provided by circuitry 50b'. In addition, certain byte-length patterns are provided. JK represents a frame synchronization pattern and EM (the first two bytes of block three in Table IA) represents an ethernet "pad" followed by a maintenance nibble as described below. As seen in Table IA, each frame contains 256 bytes which can be considered in thirty-two groups of eight bytes each, or four blocks of sixty-The frame structure is described more four bytes each. thoroughly in commonly-assigned application Serial No. 07/969,911 (Attorney File No. 8332-315/NS-2024), titled "NETWORK FOR TRANSMITTING ISOCHRONOUS-SOURCE DATA WITH A FRAME STRUCTURE" filed on November 2, 1992 and incorporated herein by reference.

Another frame format that can be used in connection with the present invention is shown in Table IB. The frame template of Table IB shows a frame for all-isochronous communication (as opposed to mixed isochronous-ethernet communication of Table IA). In general, Table IB is similar to Table IA, with replacement of all "E" symbols with "B" symbols. As seen in Table IB, the last one or two bytes in each block are "Idle" data bytes.

The all-isochronous capability provides 248B or 15.872 Mbps of isochronous information per frame. The all-isochronous capability is useful where non-isochronous data networking is not needed or where isochronous information bandwidth greater than 6.144 Mbps is needed. To provide this capability, a special embodiment of the transfer port is used which provides approximately three times the data rate for a single port or physical layer to the internal buffers of the specialized isochronous data exchanging circuitry.

In one embodiment, regular isochronous capability (6.144 Mbps) is intermixed with all-isochronous capability



10

15

20

25

30

(15.8272 Mbps). When the all-isochronous capability is active, a single all-isochronous capable port assumes three regular isochronous ports. Preferably, the type port assignments, whether regular or all-isochronous can be made through programming of the transfer port.

In the example of a specialized isochronous switching circuit where port 16 will be used as the all-isochronous port, the data is mapped to port 14-16 locations in the internal data buffer. Furthermore, the timing of the port 16 data loaded into the internal data buffers is in an order achievable with minimal timing circuitry, as described more fully below.

The depicted frame structure provides an allocation of bandwidth such that the data rate for the non-isochronous data are compatible with e.g. 10 Base T ethernet data rates. Other types of frame structures could be used in connection with other isochronous and/or non-isochronous data sources and sinks such as token ring non-isochronous sources and sinks, in which case a different frame structure can be used to provide an allocation of bandwidth suited for the particular purpose.

As shown in Fig. 4, the time-multiplexed data is then encoded by an encoder 72. In the depicted embodiment, the encoder performs four/five encoding. One particular form of four/five encoding conforming partially to the ANSI X3T9.5 standard, is depicted in Table II. These patterns, when properly combined, have a maximum of three bit times with no transition. With a bit rate of 48.8 ns, the minimum transition rate is 3.41 Mhz or 146.5 ns between transitions.

The encoding scheme depicted in Table II is described in greater detail in commonly-assigned application Serial No. 07/970,329 (Attorney File No. 8332-316/NS2022), titled "FRAME-Pat. No. 5, 361,261, BASED TRANSMISSION OF DATA", filed on November 2, 1992 and incorporated herein by reference.

A standard ethernet system uses the absence/presence of a carrier signal to indicate the start of a packet. In the present system, the frames are transmitted continuously, one after another, and there is not significant period during which there is a lack of signal on the physical media. Thus, a "no



5

10

15

20

25

30

35

a 5/6/96

ethernet carrier" symbol (Table II) is used to denote lack of an ethernet carrier in the output from the ethernet MAC.

The results of the four/five encoding is then further encoded by encoder 74 (Fig. 4) using a non-return to zero, inverted (NRZI) scheme. The NRZI encoder modifies the bit stream by inverting the output whenever a logic 1 is transmitted. Logic 0 produces no change in state.

Comparing the standard ethernet signalling rate and data rate to that provided by the frame structure of Tables IA and IB and encoding of Table II, it is seen that in the present scheme, a frame of data contains 313 "E" symbols or 1252 E bits. By transmitting frames at a rate of one frame every 125 microseconds, the present scheme has a capacity for transmitting 10.016Mbits/sec of ethernet-sourced data interspersed with 6144 Kbits/sec of isochronous data. using the four/five-NRZI encoding, the data rate and signaling rate is within two and one-half percent of the signaling and data rate used by 10 Base T, allowing both isochronous traffic and ethernet traffic to travel over existing physical media 46 without seriously degrading the data rate of the ethernet traffic, compared to previous standard ethernet systems. four/five-NRZI encoding permits physical media having the same bandwidth as previous systems to accommodate both the 10Mbit/sec ethernet data stream and a 6144Kbit/sec isochronous stream, as well as a 64Kbit/sec D channel, a 96Kbit/sec maintenance channel, and 64Kb/sec for the frame synchronization pattern. Additionally, 80Kb/s (64Kb/s + 16Kb/s) are available but undefined. These characteristics are summarized in Table Fig. 15B shows the structure of a physical layer frame, in comparison with the structure of, e.g., a TSI ring frame.

In one example, it is assumed that the data rate output from the isochronous source 48d is 1.544Mb/sec. However, the frame structure noted above provides an isochronous bandwidth capability of 6.144Mb/sec. Thus, the single isochronous source 48b in the present example can be entirely accommodated using only 48 of the 192 "B" symbols per frame (i.e. 24 bytes per frame or 192 bits per frame). This



5

10

15

20

25

30

leaves 72 "B" symbols per frame unutilized by source 48d. It is possible to use the present invention to transfer data from a single isochronous source outputting at a rate of 6.144Mb/s or the isochronous bandwidth available may be allocated with a granularity of 64Kb/s, i.e. it may be split into multiples of 64Kb/s.

The output from the NRZI encoding devices is sent to pre-emphasis circuitry 76. The pre-emphasis circuitry compensates the signal transmitted onto the physical medium to reduce the jitter. The data output by the pre-emphasis circuitry 76 is sent to a transmitter or driver 78b and the signal is transmitted over the physical medium 46c. The physical medium 46c can be any of a number of media types including twisted pair, coaxial or fiber optic cable.

The data sent over the physical media 46a is received in the hub 44a. The hub contains a plurality of circuit devices 54a, 54b, 54c, each one coupled to one of the nodes 42a, 42b, 42c by the physical media 46a-46f. As depicted in Fig. 5, the data transmitted over the physical media 46 arrives serially at a de-serializer/decoder 80. Link detect circuitry 82 also receives the data from the physical media 46 for detection of the mode in which the node is operating (e.g. 10 Base T, isochronous-ethernet or isochronous) and outputting a mode select signal. The de-serializer/decoder 80 receives a reference clock signal 84. The de-serializer/decoder includes circuitry which is functionally an inverse of the multiplexing/encoding circuitry described above. Referring to Fig. 4, the de-serializer/decoder includes phase lock decode circuitry 86, the results of which are provided to NRZI decode circuitry 88 which, in turn, provides the decode results to four/five decode circuitry 90, in turn providing results to a de-multiplexer 92 which separates the received data into the isochronous-sourced data 94a the non-isochronous-sourced data 94b and signaling data, such as D channel 94c and M channel The de-serializer/decoder 80 also outputs a synchronization signal, derived from the JK frame



5

10

15

20

25

30

synchronization symbols 96 for use by a framing timing generator 98.

Both the non-isochronous-sourced data 104 and the isochronous-sourced data 102 are made available to hub circuitry 56 or components 54a, 54b, 54c, as needed for transmission back to destination nodes.

Fig. 6 depicts one implementation of an E interface 59z of a type which will receive the non-isochronous data 94b and provide outputs 104a, 104b of a type that can be processed by previously-available repeater circuitry 60. isochronous data is received in a first-in-first-out (FIFO) buffer 112 to smooth out data rates. Circuitry 114 detects "no carrier" symbols, provided to emulate ethernet data packets, which will be used by logic circuitry or state machine 116 to output carrier detect signals. The output 118 from the FIFO 112 is provided to a multiplexer 120 and a de-serializer 122 to produce data output, 1042. The multiplexer 120 can receive a preamble stream 124 to provide the proper preamble bits in the output data, 106. Output 118 from the FIFO 112 is also provided to decode circuitry 128 to recognize alignment error symbols and output appropriate signals 132 to state machine 116.

For purposes of example, it will be assumed that data from isochronous-source 48d is transmitted in the first 24 bytes of each frame represented by the "B" symbols in block 0 of Tables IA or IB (i.e. the first forty-eight "B" symbols in the frame structure).

Fig. 7 is a schematic block diagram of a signalling processor in the hub and its connection to hub circuitry for switching data between the hub, nodes and a high bandwidth bus. In the embodiment of Fig. 7, the separated isochronous data 102 is stored in one of two buffers 132a, 132b. The timing of storage in the buffers 132a, 132b is coordinated with the 125 microsecond frame transmission timing so that data 102 from a first frame will be stored in the first buffer 132a during a first period of 125 microseconds and, during the next 125 microsecond period, the isochronous data 102 from the next frame will be stored in the second buffer 132b. The loading of



5

10

15

25

30

the buffer 132 is dependent upon the number of nodes supported by the hub 44a. Bus 134 has sufficient bandwidth to carry the isochronous data output from a plurality of nodes which are connected to the hub 44a. In an embodiment in which the hub 44a is connected to 16 nodes, the bandwidth of the bus 134 must be sufficient to receive 1,536 bytes of data (i.e. 16 nodes x 96 bytes per node) every 125 microseconds (i.e. every frame). This corresponds to a bandwidth of about 98304 Kb/sec.

Depending upon aspects of the system configuration, such as the number of nodes attached to a hub and the bandwidth dedicated to isochronous data, other embodiments of the invention could be provided with other bandwidths for the TSI bus 134. However, the 98304 Kb/sec bandwidth is particularly useful because it substantially matches the bandwidth employed in FDDI-II, 48 EI or 68 TI making it particularly easy to port the data on the TSI bus 134 to a TSI ring 58f (Fig. 3) in configurations where the TSI ring 58f is an FDDI-II system.

According to one embodiment, the data is conveyed from the buffer 132 onto the bus 134 in a time slot interchange fashion, and thus the bus 134 is referred to as a time slot interchange (TSI) bus.

As noted above, as data travels over the physical media 46, each 125 microsecond time period is divided into 512 equal time slots, each one of which is used to convey five bits of information (on average, conveying 4 bits of data and one timing bit). Thus, each 125 microsecond time frame on the physical media 46 contains 512 time slots, each of which has a duration of about 0.2441 microseconds. In contrast, the data carried on the TSI bus 134 is transmitted in 125 microsecond time frames divided into 1,536 time slots usable for isochronous data, each of which has a duration of about 0.08138 Thus, during a 125 microsecond time frame in microseconds. which the data from buffer 132a is being exchanged onto the TSI bus 134, it is necessary to control the timing of the output of data from the buffer 132a such that a given one of the bytes stored in 132a is passed to a latch for transmits on to the TSI bus 134 at the proper slot of the 1,536 time slots. Which of



10

15

20

25

30

19

the time slots is "proper" depends on the use which is to be made of the data and, in particular, with the destinations for the data. The destinations for data, in the depicted embodiment, has been pre-established using the D channel information.

Data carried on the TSI bus will be loaded into one of the buffers 154a, 154b. The two buffers 154a, 154b are controlled to provide timing similar to the timing of the buffers 132a, 132b described above. That is, during a first time frame, the first buffer 154a will be receiving data from the TSI ring while the second buffer 154b is outputting data (which was stored during the previous time frame) for transmission onto the physical media 46b to the destination node 42a. During the next time frame, the roles of these buffers will be reversed such that data retrieved from the ring will be stored in buffer 154b and the data stored in 154a during the previous frame will be output for ultimate transmission to the destination node 42a.

After the hub has received data from a node and conveyed it to a location for transmission to the destination node or nodes, the data which is intended for the destination node may need to be placed in a form suitable for transmission across the physical media 46 if intended for an attached node.

In the case of data 166 (Fig. 9) output by an ethernet repeater 60, the data is transformed by an E transmit interface 168 into a form 66a suitable for multiplexing with other data streams, such as an isochronous data stream 66b and D channel and M channel data bits 66c.

An example of an E transmit interface 168 is depicted in Fig. 8. The transmit interface depicted in Fig. 8 is in general, the functional inverse of the E receive interface 59z depicted in Fig. 6. The data sent from the hub 44a to the nodes 42 is sent in a frame format which is preferably substantially the same as the frame format used for the data sent from the nodes 42 to the hub 44a as described above. At the nodes 42, the circuitry 50 includes devices (Fig. 4) for decoding and de-multiplexing data, similar to that described



5

10

15

20

for performing these functions in the hub, mainly a phase lock decode 86, and NRZI decode 88, a four/five decode 90, and a demultiplexer 92. Decoded and de-multiplexed data is then delivered to the various data sinks in the nodes 42.

In one embodiment, it is desirable to control the timing of the transmissions from the nodes 42 to the hub 44 and those from the hub 44 to the nodes 42 to assist in reducing delay, jitter and minimizing the amount of buffering memory required. In particular, it is desired that the hub 44 should be able to transmit to the nodes, over media 46a, 46c, 46e at about the same time that data transmitted from the nodes over media 46b, 46d, 46f is received at the hub. Fig. 10 depicts a scheme for achieving this type of timing. As shown in Fig. 10, the timing can be synchronized with a 125 microsecond reference clock signal 214. In this example, the reference signal 214 provides an ascending clock edge every 125 microseconds.

Because of the line delays in the physical media, the time at which the nodes will receive the frame transmitted by the hub will lag the time when they were sent out from the hub as shown by time line 218 in Fig. 16. In order to provide for the desired timing described above, a delay 220 is introduced in the timing scheme before the node begins transmission of the next frame up to the hub 222.

One way of introducing the delay 220 is depicted in Fig. 11. The delay may be introduced by inserting delay circuitry 226a, 226b between the receiving circuitry 78a, 78b of the nodes 42a, 42b and the transmitting circuitry 228a, 228b of the nodes 42a, 42b.

As depicted in Fig. 12, the transfer port 1202 communicates with the receive buffer 132 and transmit buffer 154, which are used, for example, for exchanging data onto and receiving data from the isochronous data bus, as described above. The transfer port communicates with physical layer devices which, as depicted in Figs. 2, communicate with the nodes. Specifically, the transfer port 1202 outputs data to and receives data from physical layer devices 1-16, depicted as 54a'-54p'. As described more fully below, the transfer port



5

10

15

25

30

1202 receives signals from, and optionally provides signals to, the processor 138 and also receives a TSI start delimiter signal 1204 indicating the start of a TSI frame or cycle. The transfer port 1202 also communicates with a diagnostics interface 1206 which is provided for the purpose of allowing port monitoring, link diagnostics (such as testing of a port) and connection memory diagnostics (such as testing the specialized isochronous switch data buffers).

In the embodiment depicted in Fig. 12, the transfer port 1202 includes a number of main components. The transmit datapath 1210 (depicted in Fig. 14 and described more fully below) is provided for transferring data from the connection memory or TX buffer 154 to the physical layer interface. The receive datapath 1212 (depicted in Fig. 13 and described more fully below) is provided for transferring data from the physical layer interface into the receive connection memory or RX buffer 132. Tables IV and V list the control signals depicted in Figs. 13 and 14 and the function of each control signal.

The isochronous frame reference (IFR) synchronizing signal generator 1214 generates a frame synchronization signal to which data transaction between the physical layer interface and the isochronous switch circuitry is synchronized. synchronizing signal is generated in a specific time window after the isochronous switch circuitry receives a frame synchronizing signal from the TSI ring (i.e., the TSI start delimiter 1204) or other backbone network. The physical layer frame slot differentiator 1216 steps through the physical layer frame template (described below) after the IFR is generated. The frame differentiator 1216 generates the control, valid B data and idle slots in the frame. The receive path control 1218 generates the control signals to receive bit serial data from the physical layer interface, to deserialize them and load them into the RX buffer 132 sequentially. It also generates control signals to reset the receive buffer pointers after data writes are complete and signal to toggle data buffers. transmit path control 1220 generates the control signal to



5

10

15

20

25

30

download data from the TX buffer 154, preferably at one word per clock cycle, serialize them, multiplex them with control and idle data and transmit them to the 16 outgoing physical layer interfaces. The port registers 1222 provide a register bank in which status information from the 16 physical layers are stored. It also contains registers where the processor can write the control data to be sent to the port address or can request status information for a port and conduct on-line diagnostic test activities. The cascade control 1224 provides control signals for controlling the cascade operation of multiple hubs described more fully below.

Fig. 13 depicts the receive datapath 1212. It includes a multiplexer ("mux") 1302, to select the management port data (in case of connection memory diagnostics) and bit serial data from the physical layer portion. This data is then demoltiplexer 1304 which diverts data appropriately.

Status data 1306 is diverted to the register bank 1222, where each bit is decoded and written into an appropriate For each of the six status bits indicating port register. activity, low power mode, port isochronous capacity, P or physical layer portion interrupt and D interrupt, there is a corresponding register. The 6th status bit, indicating cascade mode for port 1, is used to control the cascade logic. ports cascade bits are ignored unless it has the appropriate logic to allow cascading of i hubs. Whenever a port's activity or capacity or power mode changes, an interrupt is generated. For P or physical layer and D channels, interrupts are generated as long as the corresponding physical layer is waiting to be serviced and physical layer and D channel interrupt status bits are active.

An advantage of these registers 1222 is that they contain all the relevant status information belonging to all the 16 associated physical layer devices 54a'-54p'. Though the processor communicates with each of the physical layer devices 54a'-54p', it can get any status information about all or any individual physical layer device by a read operation on each of these registers, instead of polling the physical layer devices



5

10

15

20

25

30

or receiving 16 interrupts from them. In addition, the processor can also request a physical layer device's complete status information, by giving a physical layer device address. For example, if any physical layer device's activity changes, it results in a single interrupt. The processor may read the corresponding register to determine all the active and inactive physical layer devices. In the absence of this mechanism the processor would have to either receive 16 interrupts, one from each physical layer device or poll the physical layer device. Hence, this method reduces the communication traffic with the processor.

If the data is intended to go to the diagnostics interface management port 1206, it is sent to management port 1308 for both the port link diagnostics and port monitor mode and to deserializer 1310. The B-channel data is loaded into the 10-bit deserializer 1310. Even if a physical layer device is not active, the data is enabled into the deserializer 1310. However, it is not loaded into the buffer 132. The advantage of this approach is using one signal line (int iso) 1312 for all 16 physical layer datapaths, instead of a 16-bit bus. other advantage of this scheme is that the data is diverted before deserialization. This permits using the serial position of data to identify the data. Thus the line from each of the physical layers into the status registers is a 1-bit line 1306, instead of 6 bits.

The tri-state 1316 provides the function of all sixteen ports being able to write to the RX buffer one at a time. The tri-state bus saves routing resource and silicon area.

Data loading into the RX-buffer 132 is ten bits parallel, i.e., from one physical layer port per cycle. Since a new slot of data comes in every 10 clock cycles and there are 16 data bytes to be loaded, an additional stage of buffers 1314 (rx_latch) in the receive datapath is provided.

Preferably, the mux 1302, demux 1304, deserializer 1310, latch 1314 and tristate 1316 are provided for each of the connections to a physical layer device (of which, in the

X

10

15

20

25

30

depicted embodiment, there are 16). Only two of these (#1 and #16) are depicted.

Fig. 14 depicts the transmit datapath 1210. It includes a 10-bit register 1416, a serializer 1410 and a tx-mux 1402. Transmit data from TX-buffer 154 is loaded into register 1416. After all the 16 10-bit words have been loaded into the respective registers for the 16 latches 1416a - 1416p, data is moved into the 10-bit serializer 1410.

The tx-mux 1402 multiplexes this B-channel data with control data 1406 from the Port Control data window register 1222 and idles 1418 in the idle slots of the frame, as described below.

The 'int_iso' signal 1412, which indicates valid B-channel, acts as the data-select signal for the tx-mux as well as the shift enable signal for the serializer.

If there is no valid B-channel data destined for a physical layer port (it may not be active, or it may not have a valid call connection set up) one of two "quiet" or "idle" patterns is sent to the port instead. The processor writes these two patterns, in two dedicated registers 1422a and 1422b. An Idle Pattern Enable (IPE) 1424 bit in TX-switch table 162, when set to 1, is used to indicate to a mux 1426 that idle data must be sent to the associated physical layer port. An ETE-IA bit 1428 in the TX-table 162 (used to indicate "external transmit enable/idle address") in ring-to-phy mode.

Since the ISO, control and idle data are multiplexed after serialization, data from the control register 1406 is bit serial to each physical layer port, thus reducing the bus lines, as described above for the receive pathway.

In one configuration, idle data is passed to the physical layer portion in the control slot (Fig. 15A). Preferably, the processor can send valid control data to a selected physical layer port. It can write a port's address and the control information into the 'port control data window register' (within the port register block 1222). In the next frame, this information is sent bit-serially to the appropriate port via the physical layer interface. This also holds good



5

10

15

20

25

30

25

when port 1 is in cascade mode (described below) and its transmission is not in sync with the other ports.

Physical layer 1 can be configured for cascade mode when the associated physical layer is connected to another hub, instead of a node.

As described more fully below, transmit data buffering up to a frame is used for timing adjustments. is done, using a 96-byte deep FIFO 1412 on the transmit side. The receive path structure, as well as the timings, are in sync with the other 15 physical layer devices. However, the transmit is initiated by the associated physical layer device. Transmit data is written into this physical layer port exactly as in non-cascade case, as described above. The isochronous transmit frame sync sent from the physical layer to the isochronous switching device initiates the data transfer to the physical layer portion. This signal triggers a cascade-framedifferentiator block, which operates similar to the normal frame differentiator and generates signals to indicate the Bchannel, idle and control slots. The downloaded transmit data is stored in the FIFO 1432 and transmitted at the proper time. Other than providing the optional cascade circuitry for a cascade port 1434, all 16 sections of the transmit datapath can be substantially identical.

The transfer port 1202 also has an online diagnostic capability, through management port 1206. The processor can select the port that needs to be tested or it can also write into RX-RAM buffer 132 (in place of a port) and read from TX-buffer 154. Thus, any slot of the connection memory can be directly accessed for testing.

After power up, the transfer port 1202 comes out of reset, after automatic testing is complete for the RAM internal data buffers and the associated switch tables. After receiving the valid ring start-delimiter 1204, IFR 1215 is generated.

The above-described operation of the receive and transmit data paths are controlled by a number of signals output by the receive and transmit control blocks 1218 and 1220, respectively. The receive control block 1218 is



5

10

15

20

25

30

triggered by the "frame differentiator" block 1216, at the clock cycle after every Iso data slot. This generates the control signals to sequentially load receive data from the 16 input physical layer interface ports into RX buffer.

The data select signals are generated, using a 16-bit walking 1-counter 1219, thus saving a decoder and decreasing the delay. In addition, the inherent shift property may also be utilized for testability purposes (e.g. for building a scan chain).

If a physical layer is not active, an idle pattern 1342 is written into the RX-buffer 132. This is also true if the port is in port link diagnostic mode (when its data is diverted into the management port). The counter 1219 also generates the 16 cycle wide 'load enable' 1602 (Fig. 14) or the 'chip select' (Fig. 16) signal for the RX_ram buffer. If a port's data has "bad parity," data is loaded into the buffer. However, an interrupt, indicating that "bad parity is received" is generated. If data has "bad parity" there is an option to either regenerate new parity or let the bad parity also be written, into the RX-buffer.

The end-of-physical layer-frame is detected in the frame-differentiator 1216 and a flag is set in this block. After the frame has ended, data will continue to be loaded into the RX-buffer 132. After the last write, a 'reset' signal to reset the counter that generates the RX-buffer address is generated. The same signal is used to ping-pong the RX buffers 132a, 132b. This method saves a separate decode logic to decode the RX-counter to detect the end of frame. In a similar fashion, the transmit control block 1220 provides control signals for controlling the transmit data 1210. 1220 generates control signals to fetch data from the TX buffer for transmission to the 16 physical layers. To fetch the first 16 slots of data, this block 1220 is triggered by a signal, (TSI frame) which marks the end of data writes into the TX-To download the remaining 95 slots of B-channel data, a control signal is generated by the frame-differentiator block 1216, at the beginning of every ISO slot (except the 96th one).



5

10

15

20

25

30

This ensures that 19 clock cycles are available to make sure that the 16 slots are fetched from the RAM and loaded into the serializer.

The TX control 1220 has a 16-bit barrel shift counter 1221 that generates load enable signals into each of the 16 latches. The first bit of the first byte of isochronous data (B1) of all attached physical layer portions is received at the same time. Thus, 16 bytes of B data arrive at the isochronous switching device and are handled by the physical layer interface and transfer port. Likewise, all B data is transmitted to the physical layers simultaneously. The transfer port must build up the 16 physical layer port data prior to when it has to be passed to the physical layers via the port interface. Fig. 17 illustrates the isochronous data synchronization.

The serial data from and to the physical layer is synchronized at 20.48 Mhz clock rate. This clock is the rate at which data is received and transmitted between the physical layer and the isochronous switching device. The port interface converts the B data, either parallel to serial or vice versa depending upon the direction of the data. The 20.48 Mhz clock is also used for loading the receive incoming data buffer page and unloading the transmit outgoing data buffer page. filler data (non B or Status/Control) in the data stream is used to provide a continuous data stream between the switch and physical layer portion. Both the physical layer and the isochronous switching device discard the received filler data. As seen in Fig. 15A, the first B data is available after the six bits of Status/Control data passed at the beginning of a frame data stream.

In the embodiment of Fig. 15A, on the receive side, the B channel data is received first followed by one bit of control or reserved bit and one bit of parity. The order of the B channel data is in increasing order: D0, D1-D6, D7 (MSB). On the transmit side, the B channel data is transmitted first followed by one bit of control or reserved bit and one bit of parity. The order of the B channel data in increasing



5

10

15

20

25

30

order: D0, D1-D6, and then D7 (MSB). The parity can be odd or even parity generated on the 8 bits of B channel data. The attached node is responsible for generating the control and parity bit with respect to each B channel data byte transmitted to the hub. The hub simply transmits the 10 bits of data from the transmit buffer outgoing page to the attached nodes.

The receive buffer interface provides one slot (or B byte) worth of data to the TSI ring every 80 ns. The operating mode selects the source and destination of the slot data. If a port does not have a physical layer device connected to it, the RXD input should be tied to ground and the TXD output can be left floating.

Two programmable "idle" patterns 1422a, 1422b (Fig. 14) provides for the programming of any pattern for system and application flexibility. The programming of the "idle" data pattern is done by the operating software. One pattern might be "1111" which is a quiet pattern for audio codes. Likewise a "0000" pattern might be a quiet pattern for video codes.

The link activity bit (LA), when set indicates to the isochronous switching device within the hub that a "valid" or "good" isochronous link is active on the link at the associated port. When a physical layer detects a "good link," it transmits this state to the isochronous switching device within the hub in the status data of that port. Preferably, a change in the state of this bit will cause an interrupt to the processor unless masked.

The low power mode bit (LPM), when set, indicates to the hub that the node at the end of the link is in the low power mode. The node at the far end of the link must be brought out of low power mode when the isochronous switching device wants to send a D channel packet or isochronous data is destined for the node physical layer portion.

The capacity bit (CAP), when set, indicates that the attached physical layer has a particular bandwidth referred to as all-isochronous, such as the 15.872 Mbps isochronous bandwidth capacity. Preferably, a change in the state of this bit will cause an interrupt to the processor unless masked.



5

10

15

20

25

30

The DINT bit, when set, indicates that the physical layer's D channel receiver or transmitter needs to be processed by the host processor. Preferably, this bit being set will generate an interrupt to the processor unless masked. When the processor processes an interrupt from the physical layer or isochronous switching device, it first reads the Interrupt Status Register (ISR) to determine the source of the interrupt. Upon reading this interrupt and a D channel Interrupt indicated, the processor upon reading the Port D Channel Interrupt Register, will know which ports are requesting D channel servicing.

The PINT bit, when set, indicates that a physical layer device needs to be processed by the host processor. Preferably, this bit being set will generate an interrupt to the processor unless masked. When the processor processes an interrupt from the isochronous switching device, it first reads the Interrupt Status Register (ISR) to determine the source of the interrupt. Upon reading this interrupt and a Physical layer Interrupt indicated, the processor upon reading the Port Physical layer Interrupt Register, will know which ports are requesting Physical layer servicing.

Fig. 18 shows these status and control data bits.

The LA, LPM, CAP, DINT, and PINT bits are stored in individual status registers which are read by the processor.

The change in the status of a physical layer port is implemented in the following manner. The port in which the change is detected is implemented in that cycle for the receive side of the isochronous switching device and in the next cycle for the transmit side of the isochronous switching device. For example, assume a cycle T has the Link activity bit (LA) not "set" indicating a non-"good" link state. Thus, the data received from that port is disabled or prevented from being loaded into the incoming page of the receive data buffer starting at cycle T and continuing until a "good" link is indicated. On the transmit side, however, the change in link state is not acknowledged until the next cycle, T + 1. Thus, only valid data is loaded into the isochronous switching device



receive data buffer. The data output to the port with the non-"good" link state has no impact since the link is in a state where the data is disregarded by the node.

The main purpose of the D channel is for call control or signaling, that is call set-up and release. The call control protocol traditionally uses an LAPD protocol through an HDLC controller over a serial link. According to one embodiment, the functionality of the D channel logic located in the physical layer replaces the function of the HDLC controller. Thus, the equivalent "HDLC controller" logic, in this embodiment, is contained within the physical layer and provides bit recovery, byte alignment, and error detection.

The physical layer integrates all the functions necessary for connection control D channel indicating flow control operations, framing, and cyclic redundancy generation and checking. The D channel packet is processed by the operating system and is transferred via the processor interface on the node. The D channel interface is full duplex and data is available via the physical layer's simple read/write port or DMA interface.

One byte of D channel bandwidth (64 Kbps) is available per frame. To prevent the overwriting of the D channel data, flow control has been provided on both sides of the link. The flow control gives the D channel logic's receiver control of the transmitter at the other end of the link, allowing a single Media Access Controller (MAC) to service several nodes if desired.

In one embodiment, the isochronous switching device is used to notify the host processor which of the node's D channel requires processing. Thus, the interrupt is centralized. This makes the D channel processing more efficient since a processor does not have to continuously poll all the physical layer portions for D channel activity.

The M channel provides the maintenance information (12 bits per frame) which passes between the hub and node physical layers. The isochronous switching device is used to centralize the attached node's maintenance interrupt via the



5

10

15

20

25

30

PINT requests. This makes the M channel processing more efficient since a processor does not have to be continuously polling all the nodes for M channel activity.

As noted above, the physical layer frame generator is responsible for receiving a frame sync signal from the backbone ring or TSI ring and generating the corresponding frame sync signal, going to the attached physical layer portion. As seen in Fig. 17 the data transmission between the isochronous switching device and physical layer portion is synced to this signal. The frame signal is referred as IFR. In one embodiment, it is an active high signal, asserted for 8 20.48 Mhz clock cycles, once every 125 microseconds.

The TSI ring operates at 12.5 Mhz. operation, the typical ring frame duration alternates between 124.96 and 125.04 microseconds. Thus, the average frame length is 125 microseconds. This is achieved by alternating the number of preambles between 2 and 3. However, occasionally, the number of preambles can vary between zero and five: the ring start delimiter occurrence oscillates. The corresponding IFR is generated once every 125 microseconds, resulting in a typical frame of 2560 cycles of a 20.48 Mhz clock. always generated in a time window that lags the ring start delimiter by a known delay. The time adjustment due to the variable time delay between the ring start delimiter and IFR is made by this block, in integral number of the 20.48MHz clock cycles. When consecutive start delimiters occur progressively sooner than 125 microseconds, IFR trails it progressively more. As soon as the time delay between the two signals is equal to 5 clock cycles (20.48MHz), IFR is 'pulled forward' by shortening the on-going frame by 1 symbol or 5 clock cycles. This frame is a 'short frame' consisting of 2555 cycles, instead of the normal 2560 cycles. In this case, the frame has only 15 idles in the end, instead of the normal 20.

Conversely, if the ring start delimiter is received progressively later than the normal when the time delay equals about 244.1 nS (5 clock cycles), the on-going frame is elongated by a symbol, by adding 5 more idles at the end of the



5

10

15

20

25

30

frame, to permit the frame length of 2565 cycles. Figs. 19A and 19B give a pictorial description of this concept. In this manner, the frame sync generator block, translates the variable ring frame lengths on a 12.5 Mhz clock, to frames of specific duration on a 20.48 Mhz clock.

Fig. 20 describes the time window, for IFR generation. This is designed on the basis of the transmit data being available to be shipped to the physical layer and the receive data, to the TSI ring. The earliest that a start delimiter can occur on the ring is when there are no preambles. In this case, until 80 ns before the occurrence of the start delimiter, transit data is being written into the TX-RAM buffer 154. It takes 17 clock cycles, to fetch 16 bytes of B channel data and load it into the appropriate serializers, to be transmitted to the nodes. From the template, shown if Fig. 15, it can be seen that the first slot of B-channel data is sent to the nodes starting the 10th cycle after IFR. Hence, IFR has to lag the start delimiter by at least 7 cycles.

On the other side (switching receive data to the TSI ring slots), data switching from the RX-RAM buffer 132 begins 960ns (12 cycles of a 12.5 Mhz ring clock) after the start delimiter. Hence, the receive data switching must by complete by this time. After the last slot of data from the 16 physical layer ports have been received, 17 cycles are necessary to write this data into RX-buffer 132. In case of the 'short physical layer frame' with only 15 idles, after the last slot of B-channel data, 2 more cycles are needed, after the next IFR has been generated, to load the last B-channel data. Only after this, can the RX buffers 132a, 132b be swapped, and this has to be done, before the first data payload slot begins on the ring (960 ns after start delimiter).

This marks the upper bound on how a late IFR can be generated, with respect to the start delimiter. These boundaries are indicated in Fig. 20. The IFR window 2006, which has to be 10 cycles wide (+/- 5 clock cycles, for addition and deletion of a symbol), is placed at the center of this allowable boundary, as shown.



In one embodiment, block 1214 adjusts the delay between the start delimiter and IFR, such that IFR is generated within the time window indicated. When the start delimiter is trailing with respect to IFR, i.e., when start delimiter-IFR delay is decreasing, as soon as IFR moves out of the left boundary 2002, it is pushed into the 'optimum' window by adding a symbol. Conversely, when start delimiter-IFR delay increase, such that IFR moves out of the right boundary 2004, it is pulled back into the window 2006, by deleting a symbol.

In one embodiment, Block 1214 has a 13-bit main counter, incremented every clock cycle, to count up to 2565 cycles, thus traversing a TSI frame. When a start delimiter is received, it is synchronized to the physical layer interface 20.48 Mhz clock. With the first start delimiter (after powerup or reset or resuming normal operation after abnormal ring conditions), IFR is directly placed in its 'optimum' window 2006, by generating it, after 12 clock cycles. The subsequent IFRs oscillate in this time-window. IFR also triggers the main counter, which is incremented every clock cycle. When the next start-delimiter is received, depending on when it is received with respect to the on-going frame (i.e., with respect to the main counter's count), 1 of 3 flags, early/normal/late is For example, if the next start delimiter arrives on asserted. or before count 2543, (thus, indicating a start delimiter earlier than normal), the 'early, flag is set and the corresponding IFR is generated when the count reached 2543 + 12 = 2555, thus achieving a short frame. Similarly, when the start-delimiter is received, or after the count 2553, the 'late' flag is asserted and the corresponding IFR is generated when the count equals 2553 + 12 = 2565, thus achieving a long frame. When the start delimiter is received, between these counts, the 'normal' flag is asserted and the corresponding IFR is generated at count 2560, thus achieving a normal frame.

If no start delimiter is received till the count is 2565, it represents a missing or a late start delimiter on the ring side, and hence no IFR is generated. As soon as the next start delimiter is received, it is regarded as a fresh start



5

10

15

20

25

30

and IFR is generated in its optimum window 2006. In addition, abnormal ring conditions can be handled.

An early TSI cycle happens when the start delimiter occurs much before its normal window of occurrence, chopping the on-going ring frame. In this case, in addition to the "start delimiter" signal, "TSI-early-cycle" signal is also received. The on-going physical layer frame is also terminated by generating the corresponding IFR, 12 clock cycles later.

A late TSI cycle occurs, when the start delimiter signal is not received even after five preambles on the ring frame. The frame-sync generator receives a signal called, "TSI_late_cycle". No IFR is issued. Upon the reception of start-delimiter, operation resumes.

In a Ring abort sequence, the start delimiter indicates an aborted TSI ring frame. However, on the transmit side, there is one page of good data to the physical layer interface (owing to the previous frame) and on the receive side, the RX-buffer is ready to receive new data from the physical layer interface. A flag is set, indicating that an abort sequence has been received, but the corresponding IFR is generated as in normal operation. If the next ring frame has a valid start delimiter, normal operation on the node end continues, resulting in one frame of data being lost or not switched on either side. If the next start delimiter also happens to be an abort sequence, then the operation comes to a halt, and no IFR is generated. Upon the reception of a valid start delimiter, the operation resumes from the start. amount of frame's worth of data which is impacted is based on the number of abort sequences received.

As noted above, a cascade port, preferably provided on a single port, such as physical layer port 1, of each isochronous switching device or optimally located in the physical layer protion, permits cascading of a number of hubs, e.g. as depicted in Fig. 21. Using this capability, two or more switching devices such as hubs, each of which can be of a separate backbone network, can be connected. The cascade capability results in the need for a buffer in the transmit



10

15

20

25

30

direction of the "child" hub and is preferably provided as an option on a dedicated cascade port such as port 1. Port 1 is preferably configured so that it can be in normal mode (where it can receive and transmit in synchronization with transmission to other nodes). When the cascade port is in noncascade mode it functions the same as other ports. When it is in the cascade mode its data reception is in synchronization with all the other physical layer ports of the isochronous switching device. However, data transmission to the attached "parent" hub is not synchronized. Instead, it is initiated by a frame sync signal called isochronous transmit frame sync (ITFS). ITFS is sent from the attached physical layer to the cascade port of the isochronous switching device. receive and transmit timings are considerably skewed (typically within the limit of a single frame) a first in first out (FIFO) buffer deep enough to hold up to 1 frame of isochronous data is provided in the isochronous switching device switch on the transmit side 1432 (Fig. 14). In one embodiment, the FIFO is implemented using a random access memory (RAM) 96 bytes deep and 10 bits wide. This configuration is useful when dealing with a configuration in which a data word is 10 bits and a frame consists of 96 bytes of isodata.

Referring to Fig. 14, data is loaded into the TX latch 1416a from the transmit buffer 154 as described above. If the cascade mode is enabled, data is loaded into the FIFO 1432 (whereas in normal mode, it is loaded directly into the serializer 1410). The advantage of loading data into the latch 1416a before loading into the FIFO 1432 is that the existing control signal 1444 remains the same. Since it is guaranteed that this data is not overwritten for at least 16 more clock cycles, the data write timing into the FIFO is more robust and the write window is 16 times larger than it would otherwise be. Under control of the cascade signal 1446, data is loaded into the serializer 1410 either from the cascade FIFO 1432 or the latch 1416a.

Referring to Fig. 12, the cascade control 1224 has two counters, both being 7-bit counters, to permit counting up



10

15

20

25

30

to 96. One counter generates the read address and the other generates a write address. The FIFO 1432 receives a chip select signal which is asserted whenever either a read or a write operation is undertaken. The FIFO 1432 also receives a CAS-RW signal. This signal has a high (logic 1) value during a read operation and low (logic 0) value during a write operation. Both of the counters in the control 1224 are initialized to 0.

During a write operation the enable signal 1444 for the latch 1416a is used both for loading data into the latch 1416a and is also used to increment the write-count counter and generate a write enable signal. The enable signal 1444 is also delayed by 1 clock cycle and the delayed signal is used as the chip select signal for the FIFO 1432. The CAS-RW signal is set to 0 and data is loaded into the FIFO. The reset signal for the write counter (causing the counter to "rollover" to 0) is the same signal used to reset the counter that generates addresses for downloading data from the RAM buffer 154. An advantage of this configuration is that a separate 7-bit decode logic and logic to reset the counter in case of early TSI cycles is not required.

A read operation for the FIFO 1432 is initiated by the ITFS signal which is the 8 kilohertz synchronization signal received from the physical layer. This signal is asynchronous with respect to IFR 1215. ITFS marks the beginning of each frame of the "parent." This signal is sampled at two consecutive clock edges by the control logic 1224, in order to insure that it is not a spurious signal. After validating this synchronization signal, a CAS-frame differentiator circuit is This circuit is responsible for stepping through the frame and differentiating the different types of data slots (such as control and idle). The circuit 1216 generates a control signal to trigger the read-counter for each of the 96 slots in the frame, i.e. the read counter generates addresses for each FIFO location. This signal is generated at specific times (in clock cycles) before each of the isochronous slots. This signal also generates the read enable signal and the chip



5

10

15

20

25

30

select signal for the FIFO. One clock-cycle-delayed trigger signal generates the enable signal to load data into the serializer 1410. The cascade frame differentiater block generates a reset signal for the read counter at the end of each frame, thus avoiding extra decode logic.

It is possible for read-write contention to occur, for example, when there is a read as well as a write operation scheduled at the same time. Such contention is detected when the signals WR-enable and RD-enable are asserted together. Preferably, read operation is given the higher priority since write data is preferably guaranteed to be stored in the latch 1416a for a minimum of 16 clock cycles. The read operation takes place as for other types of ports. The contention flag signal itself is delayed and used as write enable signal. The write operation is then performed normally.

The present invention can be implemented in a number of fashions. In one embodiment, an isochronous-capable network can be implemented using a chip set which includes three a repeater interface controller, such as Model DP83950A available from National Semiconductor, Santa Clara, California and described in National Semiconductor Local Area Network Databook, 1992 Edition, pages 3-3 through 3-73; an isochronous switching device chip 2212 (Fig. 22) and one or more physical layer portion chips 2214a-2214p. The depicted isochronous switching device 2212 may be used to implement a 1537 X 1537 time slot data exchange. This device may be used to switch data between two TSI rings, such as TSI ring A 134a, 134b and TSI ring B 135a, 135b, or between one TSI ring 134a, 134b and up to 16 attached isochronous physical layer ports. All 16 ports support 6.144 Mbps of isochronous data. isochronous switching device may also be configured to support one port of 15.872 Mbps isochronous data and 13 ports of 6.144 Mbps isochronous data. The isochronous switching device 2212 handles the status/control and isochronous bearer (B channel) data to and from the physical layer. The connection control (D channel) and maintenance (M channel) data and functions are handled in the physical layer devices 2214a-2214p.



5

10

15

20

25

30

isochronous switching device 2212 provides TSI ring status, link status and error reporting. This information is transferred to the attached host processor via a register interface 2216 and interrupts. The processor interface 2216 also provides access to the switching device switch tables and status/control registers. At least one switch table slot update is guaranteed per 125 microsecond cycle.

In one embodiment, the isochronous switching device 2212 supports two data switching operation modes, which are listed in Table VI.

The first mode listed in Table VI also provides two different port interfaces or selections. The first port interface ("regular") supports 16 ports, each with 6.144 Mbps isochronous bandwidth. This is the default port interface. The second port interface ("mixed") supports one port with 15.872 Mbps isochronous bandwidth and 13 ports of 6.144 Mbps isochronous bandwidth. The 15.872 Mbps allows the isochronous switching device to provide a greater isochronous bandwidth for applications which require more than 6.144 Mbps, such as video servers, coding translators, and HDTV.

Fig. 23 depicts the connection of various functional units of the isochronous switching device 2122 when the isochronous switching device 2212 is configured in mode 1. The functional units include the TSI ring A interface 2312, the connection control circuitry 2314, the transfer port 2316, the port interface 2318, the status/control logic 2320 and the processor interface 2322.

Fig. 23B depicts the relationship of the functional units when the isochronous switching device 2212 is configured for switching data between two TSI rings.

When the isochronous switching device 2212 is in the first mode, two port selections can be provided, regular or mixed (see Table VI). In regular port configuration, data can be provided according to the frame depicted in Table IA. In mixed port configuration, data can be provided according to the frame depicted in Table IA and IB.



10

15

20

25

30

The isochronous switching device 2212 receives four types of data from the TSI ring. These data types are the cycle header, isochronous maintenance channel (IMC), isochronous slot data and packet data. The IMC and isochronous slot data are time slot exchanged by the isochronous switching device 2212. Table VII lists the data, definitions and bandwidth for the TSI ring.

In regular port configuration, the off-loading on the transmit side is different than on the receive side. The transmit buffer loads in the following order: IMC in buffer location OH, slot 1 in location 1H, slot 2 in location 2H . . . slot 1535 in location 5FFH and slot 1536 in slot location 600H. The receive buffer loads in the following order: filler in location OH, port 1, B1 in location 1H, port 2-B1 in location 2H . . . port 16, B1 in location FH. Then the cycle begins again for B2 for all ports. This continues until the 96th B data is loaded for each of the 16 ports. Table VIII shows the receive and transmit data buffer correspondence.

In mixed port configuration, the receive buffer loading on the transmit side is also different than on the receive side. The transmit buffer loads in the following order: IMC in buffer location OH, slot 1 in location 1H, slot 2 in location 2H . . . slot 1535 in location 5FFFH and slot 1536 in slot location 600H. Table IX shows data buffer loading sequence for the transmit side as well as the buffer loading sequence for the receive side.

In mode 2 (ring-to-ring) each buffer is loaded in the same order. The transmit buffer loads in the following order: IMC in buffer location OH, slot 1 in location 1H, slot 2 in location 2H . . . slot 1535 in location 5FFH and slot 1536 in slot location 600H. Likewise, the receive buffer loads in the following order: IMC in buffer location OH, slot 1 in location 1H, slot 2 in location 2H . . . slot 1535 in location 5FFH and slot 1536 in slot location 600H.

Fig. 24A and 24B depict the configuration of the receive switch table and the transmit switch table, respectively, when the isochronous switching device 2212 is



10

15

20

25

configured in mode 1. The same switch table configurations are used for both regular and mixed port configurations. The contents of the receive and switch tables when the isochronous switching device 2212 is in mode 2 is depicted in Figs. 25A and 25B.

Fig. 26 depicts the configuration of a physical layer portion chip 2214 according to an embodiment of the present invention. The device integrates all the functions necessary to access the three services described above: a 10 Mbps 802.3 packet channel, a 6.144 Mbps isochronous channel partioned into 96 duplex 64 Kbps bearer "B" channel and a duplex 64 Kbps data "D" channel. Preferably, the physical layer portion chip 2214 supports a number of operational modes including isochronous/ethernet mixed mode, 10 Base T only mode, isochronous only mode and ATM mode. Table X provides a description of the various input and output signals depicted in Fig. 26.

In light of the above description, a number of advantages of the present invention can be seen. 20 The transfer port maps the physical layer frame, operating at 20.48 Mhz, to the TSI frame, operating at 12.5 Mhz, by doing all the required timing adjustments. It generates the physical layer frame sync signal, corresponding to the ring start delimiter, such that data availability for transmitting to physical layers and to 25 It receives physical layer data bits the ring is guaranteed. serially, and groups and writes them so that they can be switched onto the ring, as a 10-bit word. It takes advantage of the physical layer frame template, to group and write them so that they can be switched into the ring, as a 10-bit word. 30 It takes advantage of the physical layer frame template, to group and write data to the RX-RAM buffer, in bursts of 16 Data loading takes place, starting with the idle slot following each B-channel, and extends into the next B-slot. Data loading is 1 word per clock cycle, instead of 16 bytes 35 This results in a 10-bit bus, into being written in parallel. the RX-buffer, which is used by the 16 ports, instead of a 160bit bus. This also simplifies the RAM implementation.



5

10

converse is true in the case of data fetching from the TX-buffer.

As described earlier, the data multiplexing and demultiplexing takes place when the B-channel data is bitserial. This results in smaller mux/demux logic, as well as 1 (instead of 10- or 6-bit wide bus) signal line, for control/status or idle data. Whenever the processor changes any physical layer-related activity, such as altering the management diagnostic activity mode or selecting another port, these changes are reflected beginning the next frame. Thus, there is no abrupt data transition in the middle of the frame. This is accomplished using shadow registers, when necessary. Whenever a port becomes 'active' (this information is conveyed in the status bit to the isochronous switching device), its receive data (RXD) is written into RX-RAM buffer, in the same frame itself. Thus, no data from the node is lost.

The present invention, according to one embodiment, also provides a method of translating the varying TSI ring frame lengths into the physical layer frame, such that an adjustment is made in terms of "a symbol" or four clock cycles. Ring frame length variations are propagated by designing an IFR window which guarantees data availability for switching into the ports and the ring, even in the extreme TSI ring frame variations of zero to five preambles. At power-up or after reset or while resuming operation after abnormal ring conditions, IFR is directly placed at the center of its valid time-window 1. Thus, no time in terms of the number of frames is lost, in pulling the IFR inside the normal window, by addition/deletion of symbols.

Although the present invention has been described by way of preferred embodiments and certain variations and modifications, other variations and modifications can also be used, the invention being defined by the following claims.



5

10

15

20

T430X

TABLE IA

	BLO	CK 0:															
5	J E E E	K E E E	E E E E	B B B B	E E E E	B B B B	e e e e	B B B B	E E E E	B B B B	E E E E	B B B B	E E E E	B B B B	E E E E	E E E E	Group0 Group1 Group2 Group3 Group4
10	E	E E E	E E E	B B B	E E E	B B B	E E E	B B B	E E E	B B B	E E E	B B B	E E E	B B B	E E E	E E E	Group5 Group6 Group7
3.5	BLO	CK 1:															
<u>.</u> 15 20	M E E E E E E E E	MEEEEEE		8 8 8 8 8 8 8	E E E E E	B B B B B B B B	E E E E E E	B B B B B B B	EEEEEEE	B B B B B B	E E E E E E E	B B B B B B	E E E E E E E	B B B B B B B B B B B B B B B B B B B	E E E E E E E	EEEEEE	Group8 Group9 Group10 Group11 Group12 Group13
	E	E	E	В	Е	В	E	В	E	В	E	В	E	В	E	E	Group15
25	BLO	CK 2:															
30	D E E E E E	D E E E E	EEEEE	B B B B B B	E E E E E E	B B B B B	E	B B B B B	E E E E E	B B B B B	E E E E E	B B B B B	EEEEEE	B B B B B	E E E E E E	E E E E E E	Group16 Group17 Group18 Group19 Group20 Group21 Group22
35	Ē	E	Ē	В	E	В	Ē	В	Ē	В	E	В	E	В	Ē	E	Group23
	BLC	OCK 3:															
40	E E E E	M E E E	E E E E	B B B B	E E E E	B B B B	E E E E	B B B B	E E E E	B B B B	E E E E	B B B B	E E E E	B B B B	E E E E	E E E E	Group24 Group25 Group26 Group27 Group28
45	E E	E E E	E E E	B B B	E E E	B B B	E E E	B B B	E E E	B B B	E E E	B B B	E E E	B B B	E E	E E E	Group29 Group30 Group31

50

TABLE IB

5	BLC	CK 0	:														
10	J B B B B B B	K B B B B	B B B B B	B B B B B B	B B B B B B B	B B B B B B	B B B B B B	B B B B B	B B B B B	Group0 Group1 Group2 Group3 Group4 Group5 Group6 Group7							
15	BLC	OCK 1	:														
20	M B B B	M B B B B	B B B B	B B B B	B B B B	B B B B	B B B B	B B B B	B B B B	B B B B	B B B B	B B B B	B B B B B	B B B B B	B B B B B	B B B B B	Group8 Group9 Group10 Group11 Group12 Group13
25	B B	B B	B B	B B	B B	B B	B B	B B	B B	B B	B B	B B	B B	B B	B I	B	Group14 Group15
	BLC	CK 2	:														
30	D B B	D B B	B B B	B B B	B B B	B B B	B B B	B B B	B B B	B B B	В В В	B B B	B B B	B B B	B B B	B B B	Group16 Group17 Group18 Group19
35	B B B	B B B	B B B	B B B	B B B	B B B	B B B	B B B	B B B	B B B	B B B	B B B	B B B	B B B	B B B I	B B B	Group20 Group21 Group22 Group23
40	BLC	ск з	:														
45	I B B B B B	M B B B B B	B B B B B	B B B B B B	B B B B B B	B B B B B B	B B B B B	B B B B B	B B B B B B	B B B B B B	B B B B B B B	B B B B B B B B	B B B B B B	B B B B B B	B B B B B	B B B B B	Group24 Group25 Group26 Group27 Group28 Group29 Group30 Group31
50																	-

JK = Frame Synchronization Pattern
M = Maintenance Channel
D = D Channel

I = Idle Data
B = Isochronous Channel

7450X

TABLE II

	Symbol	Encoded (5 bit)	<u>Description</u>
5	0	11110	Data 0
	· 1 2	01001	Data 1
	2	10100	Data 2
	3	10101	Data 3
_	4 5 6 7	01010	Data 4
10	5	01011	Data 5
	6	01110	Data 6
		01111	Data 7
•	8	10010	Data 8
	8 9 A	10011	Data 9
15	A	10110	Data A
	B C	10111	Data B
	C	11010	Data C
	D	11011	Data D
	E F I S V	11100	Data E
20	F	11101	Data F
	I	11111	No Ethernet Carrier
	S	11001	No Ethernet Data
	V	01100	Unaligned Data
	T J	01101	Unassigned
25	J	11000	Frame Sync Part 1
	K	10001	Frame Sync Part 2
	Q H	00000	Invalid
	Н	00100	Invalid
	R	00111	Invalid
30	v	00001	Invalid
	V	00010	Invalid
	V	00011	Invalid
	v	00101	Invalid
	V	00110	Invalid
35	v	01000	Invalid
	V	10000	Invalid

TH51X

TABLE III

	<u>Channel</u>	<u>Bytes/Frame</u>	<u>Bits/Frame</u>	<u>Kbits/sec</u>	<u>Usaqe</u>
45	JK B	1.0 96.0	8 768	64 6,144	Frame Synchronization Isochronous
	E D M	156.5 1.0 	1,252 8 <u>12</u>	10,016 64 <u>96</u>	Ethernet Packet D channel Maintenance
50		256.0	2,048	16,384	Mbits/sec

55

1460X

5

10

TABLE IV
Control Signals of Fig. 13

Control Signal Function Enables data from diagnostics port into rx-buffer tsx-test-ctrl Diverts port data into diagnostics rx-manage-enable port Marks the "control" status slot int-ctl Marks the "isochronous" slot int-iso Enable signal to latch I/O bit latch-enable deserialized data in rx-node-sel1 Enable port data, into rx-buffer Enables an "idle pattern" to be quiet-enable loaded into rx-buffer

TH61X

25

30

35

40

15

TABLE V
Control Signals for Fig. 14

Control Signal	Function
int-ctl	Identifies the "control/status" slot
int-idle	Identifies "idle" slot
int-iso	Enables transmit data serializing
shift-enable	Enables transmit data loading into serializer
load-enable	Enables transmit data loading into serializer
cascade	Indicates if port 1 is in cascade mode
tx-node-sel	Enable signal to load data from tx-buffer into tx-latch
IPE	Enables "idle pattern" to be transmitted
ETE-IA	To select between 2 idle patterns
CAS-address	Address (read or write) to access cascade RAM
CAS-RW	Read write bar signal for cascade RAM
CAS-enable	Chip select signal for cascade RAM

NO

THTOX

5

Operating Mode	Port Selection	Data Switching
1	Regular	Between TSI ring and sixteen 6.144 Mbps ports
1	Mixed	Between TSI ring and one 15.872 Mbps port plus thirteen 6.144 Mbps ports
2	Mixed	Between two TSI rings

THNIX

10

TABLE VII

TSI Ring Data Definition and Bandwidth

15

Data Symbol	Туре	Bandwidth
TSI Cycle Header	Contains the start delimiter and cycle information	12 bytes per frame
IMC	Isochronous Maintenance Channel and resides within the cycle header	64 Kbps or 8 bits per frame
Iso Slot	Isochronous data slot	98 Mbps or 1536 slots per frame, where each slot is 8 bits
Data Packet Group	Packet data slot	.768 Mpbs or 12 slots per frame where each slot is 8 bits

25

20

X

1480X

ഗ

TABLE VIII

(Regular Mode)

Port 12-B96 Port 14-B96 Port 15-B96 Port 10-B96 Port 11-B96 Port 13-B96 Port 16-B96 5-B96 6-B96 Port 7-B96 Port 8-B96 Port 9-B96 Port 3-B2 Port 4-B2 Port 2-B2 Data in Buffer Location Port Port Buffer Address 515H 517H 518H **SfaH SfbH SfcH** 5feH **SffH 600H** H009 516H **SfdH** 12H 13H 14H Receive Buffer 12-B1 Port 10-B1 11-B1 Port 13-B1 Port 14-B1 Port 15-B1 Port 16-B1 6-B1 7-B1 1-B2 Port 2-B1 Port 3-B1 Port 8-B1 Port 9-B1 Port 1-B1 Port 4-B1 Port 5-B1 Data Buffer Loading Sequence According to Buffer Address Location Data in Buffer Port Port Port Port Port Buffer Address 11H 10H 용 H 2H3H **4**H 5H Н9 **7H** 8H 9Н Ah Bh £ ద Eh দ 1530 TSI ring Slot 1526 TSI ring Slot 1528 ring Slot 1535 TSI ring Slot 1536 ring Slot 1525 TSI ring Slot 1527 TSI ring Slot 1529 ring Slot 1531 TSI ring Slot 1532 TSI ring Slot 1533 TSI ring Slot 1634 18 TSI ring Slot 19 ring Slot 20 Data in Buffer Location ring Slot ring Slot ISI ISI ISI TSI TSI TSI Buffer Address Transmit Buffer 515H 516H 517H 518H 519H **SfaH** 5fbH 5fcH **SfdH** 5feH H009 SffH 12H 13H 14H ring Slot 12 TSI ring Slot 13 TSI ring Slot 15 TSI ring Slot 16 TSI ring Slot 17 TSI ring Slot 10 Slot 11 TSI ring Slot 14 TSI ring Slot 1 TSI ring Slot 7 TSI ring Slot 2 TSI ring Slot 3 TSI ring Slot 4 ring Slot 5 9 8 6 Data in Buffer Location TSI ring Slot TSI ring Slot ring Slot ring TSI. TSI TSI IMC $_{\rm ISI}$ Buffer Address 11H 10H Ю 1H 2H3H 4 H **5H H9** 7H 8Н H6 Ą HQ CH ďН 띰 된

10

15

20

TABLE IX
Mode 1 (Mixed Mode)
Data Buffer Loading Sequence According to Buffer Address

Transmit Buffer	Data in Buffer Location	IMO	TSI ring Slot 1	TSI ring Slot 2	TSI ring Slot 3	TSI ring Slot 4	TSI ring Slot 5	TSI ring Slot 6	TSI ring Slot 7	TSI ring Slot 8	TSI ring Slot 9	TSI ring Slot 10	TSI ring Slot 11	TSI ring Slot 12	TSI ring Slot 13	TSI ring Slot 14	TSI ring Slot 15	TSI ring Slot 16	TSI ring Slot 17	TSI ring Slot 18	TSI ring Slot 12	TSI ring Slot 20	
Tra	Buffer Address	НО	1H	2H	3H	4H	5H	Н9	7.H	8Н	9Н	Ah	РЧ	Ch	Dh	Вh	Fh	10H	11H	12H	13H	14H	
	Data in Buffer Location	Port 10-B3	Port 11-B3	Port 12-B3	Port 13-B3	Port 16-B5	Port 16-B6	filler	Port 1-B4	Port 2-B4	Port 3-B4	Port 4-B4	Port 5-B4	Port 6-B4	Port 7-B4	Port 8-B4	Port 9-B4	Port 10-B4	Port 11-B4	Port 12-B4	Port 13-B4	Port 16-B7	Port 16-B8
e Buffer	Buffer Address	2аН	2bh	2ЬН	2дН	2eH	2fн	30Н	31H	32Н	33H	34H	35H	36н	37H	38Н	39H	ЗаН	ЗЪН	3сн	здн	Зен	3£н
Receive	Data in Buffer Location	filler	Port 1-B1	Port 2-B1	Port 3-B1	Port 4-B1	Port 5-B1	Port 6-B1	Port 7-B1	Port 8-B1	Port 9-B1	Port 10-B1	Port 11-B1	Port 12-B1	Port 13-B1	Port 16-B1	Port 16-B2	filler	Port 1-B2	Port 2-B2	Port 3-B2	Port 4-B2	
	Buffer Address	НО	1H	2H	3Н	4H	5H	Н9	7H	8Н	Н6	Ah	На	Ch	Dh	Eh	Fh	10Н	11H	12H	13H	14H	

S

Table IX

Mode 1 (Mixed Mode)
Data Buffer Loading Sequence According to Buffer Address

Receive Buffer

Transmit Buffer

Buffer Address	Data in Buffer Location	Buffer Address	Data in Buffer Location	Buffer Address	Data in Buffer Location
		4 0 H	Port 16-B9		
15H	Port 5-B2	3£H	Port 16-B9	15H	TSI ring Slot 21
16Н	Port 6-B2	4 0 H	Port 16-B10	16Н	TSI ring Slot 22
17H	Port 7-B2		•		•
18H	Port 8-B2		. •		•
19H	Port 9-B2		•		•
1aH	Port 10-B2	5£1Н	Port 1-B96	5£4H	TSI ring Slot 1524
1bH	Port 11-B2	5f2H	Port 2-B96	5f5H	TSI ring Slot 1525
1CH	Port 12-B2	5£3H	Port 3-B96	5f6н	TSI ring Slot 1526
1dH	Port 13-B2	5f4H	Port 4-B96	5£7H	TSI ring Slot 1527
1eH	Port 16-B3	5£5H	Port 5-B96	5f8H	TSI ring Slot 1528
1£H	Port 16-B4	5£5H	Port 6-B96	5£9Н	TSI ring Slot 1529
20H	filler	5£7H	Port 7-B96	5fаН	TSI ring Slot 1530
21H	Port 1-B3	5£8H	Port 8-B96	5fbн	TSI ring Slot 1531
22H	Port 2-B3	5£9Н	Port 9-B96	5fcH	TSI ring Slot 1532
23H	Port 3-B3	5faH	Port 10-B96	5fdH	TSI ring Slot 1533
24H	Port 4-B3	5fbн	Port 11-B96	5feH	TSI ring Slot 1534
25H	Port 5-B3	5fcH	Port 12-B96	5ffH	TSI ring Slot 1535
26Н	Port 6-B3	5fdH	Port 13-B96	Н009	TSI ring Slot 1536
27H	Port 7-B3	5feH	Port 16-B247		
28H	Port 8-B3	5ffH	Port 16-B248		



10

വ

Table IX

Mode 1 (Mixed Mode)
Data Buffer Loading Sequence According to Buffer Address

Receive Buffer

Data in Buffer Location filler Buffer Address H009

Data in Buffer Location

Buffer Address

Port 9-B3

29H

Transmit Buffer

Buffer Data in Buffer Address Location

7520X

TABLE X

Signal Name	Description
RXI+,RXI-	Twisted pair receive inputs
TXOP-,TXO-, TXO+,TXOP+	Twisted pair transmit outputs
TXD	Transmit Data input. Serial NRZ data input from the controller.
TXE	Transmit Enable
TXC	Transmit Clock. A 10 Mhz clock derived from the 20 Mhz ECLK input.
COL	Collision Detect output. Generates an active high signal when the transceiver function of the physical layer portion detects a collision
RXD	Receive Data Output
RXC	Receive clock
CRS	Carrier Sense
ECRS	Early carrier sense. In mixed configuration, this signal goes active when valid data has reached the input of the Ethernet receive FIFO
LCLK	Link Clock. Used by the transmit circuits as the bit level clock for data encoding upon the isochronous/ethernet link.
ECLK	Ethernet clock. Used to encode data when the physical layer portion is operating in 10 Base T mode.
IRFS	Isochronous Receive frame synch. This output marks the beginning of a receive frame cycle.
IRXD	Isochronous receive data
IRXE	Isochronous receive enable
IFR	Isochronous Frame reference
ITFS	Isochronous transmit frame synch. Marks the beginning of a transmit frame cycle.
ITXD	Isochronous Transmit data